See Progress and Journal ( top )
I have some ideas, but it would need lot of work to bring it into life
Two sided PCB with VGA, RCA and PS/2 connectors on front edge, system connector on back edge and I/O connectors along sides
I need two sides to fit everything I want to have
The schema is evolving just now
- The CPU needs 4 cycles to prepare itself for servicing the interrupt (save the program counter, load the interrupt vector and clear the I bit in SREG). The interrupt vector itself is a jmp instruction that takes 2 cycles. When the ISR is done, it executes the reti instruction (return from interrupt) that takes 4 cycles.
- 74AHC373 NEXPERIA 74AHC373PW,118 Latch, AHC Family, 74AHC373, D Type Transparent, Tri State Inverted, 25 mA, TSSOP
- RAM INFINEON CY7C109D-10ZXI IC, SRAM, 1 Mbit, 128K x 8bit, 10 ns Access Time, Parallel Interface, 4.5 V to 5.5 V supply, TSOP-32