Skip to content

Actions: ChipFlow/chipflow-lib

Actions

Deploy

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
deploy-docs.yml
75 workflow runs
75 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
docs(toml): document [chipflow.backend] passthrough section Deploy #108: Commit 2710299 pushed by lanserge
56s main
main
56s
docs(claude): note [chipflow.backend] manifest passthrough Deploy #107: Commit 43f5414 pushed by lanserge
57s main
main
57s
feat(config): add [chipflow.backend] passthrough to submission mani… Deploy #106: Commit a3bac76 pushed by lanserge
55s main
main
55s
feat(process): add GF180MCU process variant Deploy #105: Commit a11fb53 pushed by lanserge
1m 2s main
main
1m 2s
fix(auth): namespace cached credentials by origin and re-mint on login Deploy #104: Commit cd82164 pushed by lanserge
58s main
main
58s
feat(rtl): add load_blackbox_wrapper for NDA / third-party hard macros Deploy #103: Commit 99d4008 pushed by lanserge
1m 12s main
main
1m 12s
fix(render): place rotated N/S labels cleanly outside the block Deploy #102: Commit ec605f2 pushed by lanserge
1m 9s main
main
1m 9s
fix(BlockPackageDef): emit clk/rst_n in lockfile bringup Deploy #101: Commit 42fb2d0 pushed by lanserge
1m 0s main
main
1m 0s
fix(auth): suggest fix when gh token is missing user:email scope Deploy #100: Commit 151f1e7 pushed by lanserge
58s main
main
58s
feat(submit): include silicon package in bundle manifest Deploy #99: Commit 205c96d pushed by lanserge
1m 3s main
main
1m 3s
docs: add RTL wrapper reference page linking to training docs Deploy #98: Commit 218878a pushed by lanserge
1m 23s main
main
1m 23s
Disable backend submit for now Deploy #97: Commit 7c20ce2 pushed by robtaylor
55s main
main
55s
fix(rtl): fix pyright type errors in wrapper.py Deploy #96: Commit 52e55b5 pushed by robtaylor
1m 1s main
main
1m 1s
feat(rtl): add RTL wrapper infrastructure from chipflow-digital-ip Deploy #95: Commit f0e231f pushed by robtaylor
1m 0s main
main
1m 0s
fix: use system compiler on Linux for CXXRTL builds Deploy #94: Commit 29c1c8b pushed by robtaylor
56s main
main
56s
fix(sim): use libstdc++ on Linux for cross-platform compatibility Deploy #93: Commit b5f4d7c pushed by robtaylor
59s main
main
59s
fix(sim): link against libc++ on Linux when using zig Deploy #92: Commit a57a185 pushed by robtaylor
1m 1s main
main
1m 1s
feat(sim): use zig for CXXRTL C++ compilation Deploy #91: Commit 3ed88ae pushed by robtaylor
53s main
main
53s
Revert "feat: Write UART output to uart.log file for VS Code extension" Deploy #90: Commit e4f6521 pushed by robtaylor
1m 0s main
main
1m 0s
feat: Write UART output to uart.log file for VS Code extension Deploy #89: Commit bf17eb3 pushed by robtaylor
56s main
main
56s
feat: Write UART output to uart.log file for VS Code extension Deploy #88: Commit 11746b1 pushed by robtaylor
56s main
main
56s
Fix docstring formatting for Sphinx compatibility Deploy #87: Commit 1627522 pushed by robtaylor
56s main
main
56s
Fix platform-api.rst toctree for autoapi integration Deploy #86: Commit 6746230 pushed by robtaylor
1m 0s main
main
1m 0s
Require Python >=3.12 and sphinx-autoapi >=3.6.1 Deploy #85: Commit 5b60fa8 pushed by robtaylor
1m 26s main
main
1m 26s
Fix docstring formatting for sphinx-autoapi compatibility Deploy #84: Commit 5f6ea49 pushed by robtaylor
1m 16s main
main
1m 16s