Skip to content

Verilator testbench for Top.v; builds with -Wno-UNSIGNED#134

Draft
PreethamKoundinyaGajulamandyam wants to merge 1 commit intoRivier-Computer-Science:mainfrom
PreethamKoundinyaGajulamandyam:feat/verilator-top-testbench
Draft

Verilator testbench for Top.v; builds with -Wno-UNSIGNED#134
PreethamKoundinyaGajulamandyam wants to merge 1 commit intoRivier-Computer-Science:mainfrom
PreethamKoundinyaGajulamandyam:feat/verilator-top-testbench

Conversation

@PreethamKoundinyaGajulamandyam
Copy link
Copy Markdown
Collaborator

Generate C++ from Top.v

verilator --cc RTL/Chisel/generators/generated/verilog_hierarchical_timed_rtl/Top.v
--exe RTL/verilator_testbench/pipeline_testbench.cpp
--trace -Wno-UNSIGNED

Build

make -C obj_dir -f VTop.mk -j"$(nproc)"

Run (example)

./obj_dir/VTop +MAX_CYCLES=2000 +WAVES

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants