Add RISC-V and RVV1.0 support into library#1
Open
suvorovrain wants to merge 28 commits intoSparseLinearAlgebra:devfrom
Open
Add RISC-V and RVV1.0 support into library#1suvorovrain wants to merge 28 commits intoSparseLinearAlgebra:devfrom
suvorovrain wants to merge 28 commits intoSparseLinearAlgebra:devfrom
Conversation
RISC-V cpufeatures
Author
|
Also add RISC-V support in CMake with cpu_features |
gsvgit
reviewed
Feb 9, 2025
Member
gsvgit
left a comment
There was a problem hiding this comment.
Is there documentation where information about RVV support should be added?
|
|
||
| bool cpu_features_avx2 ; // x86_64 with AVX2 | ||
| bool cpu_features_avx512f ; // x86_64 with AVX512f | ||
| bool cpu_features_rvv ; // RISC-V with RVV1.0 |
Member
There was a problem hiding this comment.
Should it be cpu_features_rvv_1_0 or something else to note that it may be incompatible with 0.7 ?
Author
I haven't found it. So I've searched for every part of code in library where was implemented AVX support and add RVV following the example of how AVX support was done |
vkutuev
requested changes
Feb 10, 2025
|
|
||
| #if GB_COMPILER_SUPPORTS_RVV1 | ||
|
|
||
| GB_TARGET_AVX2 static inline void GB_AxB_saxpy5_unrolled_rvv |
|
|
||
| CPU_FEATURES_END_CPP_NAMESPACE | ||
|
|
||
| #endif // CPU_FEATURES_INCLUDE_CPUINFO_RISCV_H_ No newline at end of file |
| } | ||
|
|
||
| #endif // defined(CPU_FEATURES_OS_LINUX) || defined(CPU_FEATURES_OS_ANDROID) | ||
| #endif // CPU_FEATURES_ARCH_RISCV No newline at end of file |
Update global value
gsvgit
approved these changes
Feb 13, 2025
vkutuev
approved these changes
Feb 13, 2025
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Implement support of RISC-V architecture and RVV1.0 RISC-V vector extension into library.
Add saxpy function that uses RVV1.0 instruction set.