Skip to content
View SwaritThakkar's full-sized avatar

Block or report SwaritThakkar

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Implied-Volatility-Prediction Implied-Volatility-Prediction Public

    A comprehensive description of my trial and errors of predicting Implied Volatility of the Nifty 50 options chain using various methods along with a comprehensive description of the method that wor…

    HTML 1

  2. riscv-rv32i-processor-logisim riscv-rv32i-processor-logisim Public

    Single-cycle RISC-V RV32I microprocessor built in Logisim-Evolution (DAC-102, IIT Roorkee)

    Python 1

  3. RV32I-Verilog-Implementation RV32I-Verilog-Implementation Public

    This is my submission for the course project of DAC-102 at IIT Roorkee. It is a RISCV-32I based processor implemented in Verilog.

    SystemVerilog 1

  4. imc-prosperity-3-backtester imc-prosperity-3-backtester Public

    Forked from jmerle/imc-prosperity-3-backtester

    Backtester for IMC Prosperity 3 algorithms

    HTML