Skip to content

Actions: UCSBarchlab/PyRTL

Actions

Run Python tests

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
python-test.yml
119 workflow runs
119 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Pyrtl floating point library Run Python tests #171: Pull request #475 synchronize by gaborszita
50s gaborszita:pyrtlfloat
gaborszita:pyrtlfloat
50s
Allow passing custom module_name to output_to_verilog and `output… Run Python tests #170: Commit 2a1aa8a pushed by fdxmw
49s development
development
49s
Allow passing custom module name to output_to_verilog Run Python tests #169: Pull request #474 synchronize by devmam999
55s devmam999:feature/module_name_param
devmam999:feature/module_name_param
55s
Allow passing custom module name to output_to_verilog Run Python tests #167: Pull request #474 synchronize by devmam999
1m 3s devmam999:feature/module_name_param
devmam999:feature/module_name_param
1m 3s
Allow passing custom module name to output_to_verilog Run Python tests #166: Pull request #474 synchronize by devmam999
1m 8s devmam999:feature/module_name_param
devmam999:feature/module_name_param
1m 8s
Run all tests with Python 3.14 by default. Remove Python 3.9 support … Run Python tests #165: Commit c9a7b10 pushed by fdxmw
1m 13s development
development
1m 13s
Run all tests with Python 3.14 by default. Remove Python 3.9 support because it has reached end-of-life. Run Python tests #164: Pull request #478 opened by fdxmw
1m 18s fdxmw:development
fdxmw:development
1m 18s
Migrate PyRTL to uv (#476) Run Python tests #163: Commit 1c06c9e pushed by fdxmw
2m 31s development
development
2m 31s
Migrate PyRTL to uv Run Python tests #162: Pull request #476 synchronize by fdxmw
2m 12s fdxmw:development
fdxmw:development
2m 12s
Allow passing custom module name to output_to_verilog Run Python tests #161: Pull request #474 synchronize by devmam999
1m 19s devmam999:feature/module_name_param
devmam999:feature/module_name_param
1m 19s
Allow passing custom module name to output_to_verilog Run Python tests #159: Pull request #474 synchronize by devmam999
1m 13s devmam999:feature/module_name_param
devmam999:feature/module_name_param
1m 13s
Migrate PyRTL to uv Run Python tests #158: Pull request #476 opened by fdxmw
1m 27s fdxmw:development
fdxmw:development
1m 27s
Use op_param's readability aliases in Gate.__str__. Run Python tests #157: Commit 001fba1 pushed by fdxmw
1m 19s development
development
1m 19s
Pyrtl floating point library Run Python tests #156: Pull request #475 synchronize by gaborszita
1m 25s gaborszita:pyrtlfloat
gaborszita:pyrtlfloat
1m 25s
Pyrtl floating point library Run Python tests #155: Pull request #475 opened by gaborszita
1m 13s gaborszita:pyrtlfloat
gaborszita:pyrtlfloat
1m 13s
Allow passing custom module name to output_to_verilog Run Python tests #154: Pull request #474 synchronize by devmam999
1m 13s devmam999:feature/module_name_param
devmam999:feature/module_name_param
1m 13s
Allow passing custom module name to output_to_verilog Run Python tests #150: Pull request #474 synchronize by devmam999
1m 13s devmam999:feature/module_name_param
devmam999:feature/module_name_param
1m 13s
Allow passing custom module name to output_to_verilog Run Python tests #149: Pull request #474 opened by devmam999
1m 19s devmam999:feature/module_name_param
devmam999:feature/module_name_param
1m 19s
Add Posit Support to PyRTL Run Python tests #148: Pull request #473 synchronize by arvindajaybharadwaj
1m 19s pes-innovation-lab:posits
pes-innovation-lab:posits
1m 19s
Fix code style issues identified by newer versions of ruff. Also: Run Python tests #147: Commit 8c706f6 pushed by fdxmw
1m 9s development
development
1m 9s
Add Posit Support to PyRTL Run Python tests #146: Pull request #473 opened by arvindajaybharadwaj
1m 13s pes-innovation-lab:posits
pes-innovation-lab:posits
1m 13s
Throw an exception if the user tries to render a trace without stepping the simulation Run Python tests #145: Pull request #472 opened by gaborszita
1m 23s gaborszita:sim-trace-error-no-step
gaborszita:sim-trace-error-no-step
1m 23s
Add readability aliases for Gate.op_param. These aliases assign nam… Run Python tests #144: Commit 137ff35 pushed by fdxmw
1m 25s development
development
1m 25s
Add documentation and examples for Const.val, `Register.reset_value… Run Python tests #143: Commit 0a57cd4 pushed by fdxmw
1m 14s development
development
1m 14s
Fix a typo in CHANGELOG.md's release notes for 0.12. Run Python tests #142: Commit ef456b6 pushed by fdxmw
1m 10s development
development
1m 10s