Conversation
| "designs": [ | ||
| { | ||
| "id": "-", | ||
| "title": "Agilex 7 FPGA - TinyML LiteRT Example Design Example on Nios® V/g Processor", |
There was a problem hiding this comment.
Should be "System Example Design"
| "patch_number": "Unknown", | ||
| "devkit": "Agilex® 7 FPGA F-Series Development Kit P-Tile and E-Tile DK-DEV-AGF014EA", | ||
| "device_part": "AGFB014R24B2E2V", | ||
| "description": "Nios® V/g Processor-based TinyML LiteRT example design on the Agilex® 7 FPGA.", |
There was a problem hiding this comment.
Again should be "System Exmaple Design"
| } | ||
| ], | ||
| "Q_DOWNLOAD_URL": "https://api.github.com/repos/altera-fpga/agilex7f-nios-ed/releases/assets/344658973", | ||
| "Q_GITHUB_RELEASE": "25.3.1-v1.0", |
There was a problem hiding this comment.
Why do we have v1.0 here? We are trying to have consistent naming convention. Can we have first version as 25.3.1 as release tag? If there are any more then you can add versions.
| }, | ||
| { | ||
| "id": "-", | ||
| "title": "Agilex 7 FPGA - Nios V/m Transceiver Loopback design", |
There was a problem hiding this comment.
Needs to be "Agilex 7 FPGA Nios V/m Transceiver Loopback System Example Design"
| "patch_number": "Unknown", | ||
| "devkit": "Agilex 7 FPGA F-Series Development Kit 2xF-Tile DK-DEV-AGF027F1ES", | ||
| "device_part": "AGFD023R24C2E1VC", | ||
| "description": "F-Tile Transceiver loopback design on Agilex™ 7 FPGA F-Series Development Kit (2xF-Tile)", |
| } | ||
| ], | ||
| "Q_DOWNLOAD_URL": "https://api.github.com/repos/altera-fpga/agilex7f-nios-ed/releases/assets/344685849", | ||
| "Q_GITHUB_RELEASE": "25.3.1-v1.0", |
| }, | ||
| { | ||
| "id": "-", | ||
| "title": "Agilex 7 FPGA - Lockstep Example Design Example on Nios® V/g Processor", |
There was a problem hiding this comment.
Should not be Example Design Example.....should be System Example Design
| "patch_number": "Unknown", | ||
| "devkit": "Agilex® 7 FPGA F-Series Development Kit P-Tile and E-Tile DK-DEV-AGF014EA", | ||
| "device_part": "AGFB014R24B2E2V", | ||
| "description": "Nios® V/g Processor-based Lockstep example design on the Agilex® 7 FPGA.", |
| } | ||
| ], | ||
| "Q_DOWNLOAD_URL": "https://api.github.com/repos/altera-fpga/agilex7f-nios-ed/releases/assets/344655307", | ||
| "Q_GITHUB_RELEASE": "25.3.1-v1.0", |
There was a problem hiding this comment.
Again, we need consistent naming convention
| }, | ||
| { | ||
| "id": "-", | ||
| "title": "Agilex 7 FPGA - Lockstep Example Design Example on Nios V/g Processor", |
There was a problem hiding this comment.
This says Example Design Example.....needs to be System Example Design
cohensus
left a comment
cohensus
left a comment
There was a problem hiding this comment.
Added comments in code to resolve
|
Updated the list.json file based on the review comments. Kindly review |
3 participants
Automated PR: Differences detected between the existing file and the generated content.