JIT: convert all backends to bitmask-based register tracking#2173
Merged
bettio merged 1 commit intoatomvm:mainfrom Mar 9, 2026
Merged
JIT: convert all backends to bitmask-based register tracking#2173bettio merged 1 commit intoatomvm:mainfrom
bettio merged 1 commit intoatomvm:mainfrom
Conversation
Convert aarch64, armv6m, riscv32 and x86_64 backends from list-based register tracking to bitmask-based operations. The main gain is not by replacing O(n) list operations with O(1) bitwise operations (bor, band, bnot) for register allocation/freeing, as n is small, but on the lower impact on gc. Signed-off-by: Paul Guyot <pguyot@kallisys.net>
bettio
approved these changes
Mar 9, 2026
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Convert aarch64, armv6m, riscv32 and x86_64 backends from list-based register tracking to bitmask-based operations.
The main gain is not by replacing O(n) list operations with O(1) bitwise operations (bor, band, bnot) for register allocation/freeing, as n is small, but on the lower impact on gc.
These changes are made under both the "Apache 2.0" and the "GNU Lesser General
Public License 2.1 or later" license terms (dual license).
SPDX-License-Identifier: Apache-2.0 OR LGPL-2.1-or-later