Skip to content
This repository was archived by the owner on Feb 12, 2026. It is now read-only.

Actions: cms-L1TK/project_generation_scripts

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
21 workflow runs
21 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Timing improvements and preliminary support for CDCs Python application #120: Pull request #77 opened by aehart
30s pre_cdc_pr
pre_cdc_pr
30s
Debug printout Python application #119: Pull request #76 opened by aryd
29s DebugPrintout
DebugPrintout
29s
Fixes to allow reduced FPGA1 project to run with agreement with emulation Python application #118: Pull request #75 synchronize by aryd
24s FPGA1_Debug_rebase
FPGA1_Debug_rebase
24s
Fixes to allow reduced FPGA1 project to run with agreement with emulation Python application #117: Pull request #75 synchronize by aryd
25s FPGA1_Debug_rebase
FPGA1_Debug_rebase
25s
Fixes to allow reduced FPGA1 project to run with agreement with emulation Python application #116: Pull request #75 opened by aryd
24s FPGA1_Debug_rebase
FPGA1_Debug_rebase
24s
FPGA1 debug Python application #115: Pull request #74 opened by aryd
24s FPGA1_Debug
FPGA1_Debug
24s
Add reset port to memory modules Python application #114: Pull request #73 opened by mcoshiro
23s memory_counter_fix
memory_counter_fix
23s
Pipelining reset Python application #113: Pull request #71 synchronize by mcoshiro
24s memory_resync
memory_resync
24s
Delay adjustments Python application #112: Pull request #72 opened by aehart
25s delay_adjustments
delay_adjustments
25s
Pipelining reset Python application #111: Pull request #71 opened by mcoshiro
25s memory_resync
memory_resync
25s
Timing improvements Python application #110: Pull request #69 synchronize by aehart
23s fpga2_timing_rebase
fpga2_timing_rebase
23s
Small change to pick correct TP for reduced FPGA1 project Python application #109: Pull request #70 synchronize by aryd
26s Reduced_FPGA1
Reduced_FPGA1
26s
Small change to pick correct TP for reduced FPGA1 project Python application #108: Pull request #70 opened by aryd
28s Reduced_FPGA1
Reduced_FPGA1
28s
Timing improvements Python application #107: Pull request #69 opened by aehart
22s fpga2_timing_rebase
fpga2_timing_rebase
22s
Multiple MPs + Reduced split configuration + VM stub memory optimization Python application #106: Pull request #68 synchronize by aryd
30s MultipleMPs_ReducedSplit_VMStubMemOptimization
MultipleMPs_ReducedSplit_VMStubMemOptimization
30s
Multiple MPs + Reduced split configuration + VM stub memory optimization Python application #105: Pull request #68 synchronize by aryd
29s MultipleMPs_ReducedSplit_VMStubMemOptimization
MultipleMPs_ReducedSplit_VMStubMemOptimization
29s
Multiple MPs + Reduced split configuration + VM stub memory optimization Python application #104: Pull request #68 synchronize by aryd
20s MultipleMPs_ReducedSplit_VMStubMemOptimization
MultipleMPs_ReducedSplit_VMStubMemOptimization
20s
Multiple MPs + Reduced split configuration + VM stub memory optimization Python application #103: Pull request #68 synchronize by aryd
29s MultipleMPs_ReducedSplit_VMStubMemOptimization
MultipleMPs_ReducedSplit_VMStubMemOptimization
29s
Multiple MPs + Reduced split configuration + VM stub memory optimization Python application #102: Pull request #68 synchronize by aryd
24s MultipleMPs_ReducedSplit_VMStubMemOptimization
MultipleMPs_ReducedSplit_VMStubMemOptimization
24s
Multiple MPs + Reduced split configuration + VM stub memory optimization Python application #101: Pull request #68 opened by aryd
28s MultipleMPs_ReducedSplit_VMStubMemOptimization
MultipleMPs_ReducedSplit_VMStubMemOptimization
28s
Multiple MPs Python application #100: Pull request #67 opened by aryd
27s MultipleMPs
MultipleMPs
27s