- Mostly for Verilog and SystemVerilog enjoyers 🗿
- Beginner projects (source codes and test benches...or, at least, attempts😁) made in Vivado IDE
- Courses/Documentations I followed (and recommend):
cristibercea/MicroElectronix
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|