Skip to content
View hwkim-dev's full-sized avatar
📣
Focusing: 404 - Distractions not found 🐛💻
📣
Focusing: 404 - Distractions not found 🐛💻

Block or report hwkim-dev

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
hwkim-dev/README.md

Hi there

Visit my Portfolio

Deep Learning · Parallel Programming · Systems Optimization


hwkim-dev GitHub stats


Top Langs


  • Studying: SystemVerilog, NPU Architecture Design, and Hardware-level Computation Acceleration.
  • Building: Custom NPU (pccx) for LLM acceleration on FPGA — see pccx-FPGA-NPU-LLM-kv260.
  • Researching: Conducting research and writing a paper on AI hardware acceleration.
  • Learning: Parallel Programming (CUDA, OpenCL) & Operating Systems.
  • Collaborating: SystemVerilog, Digital IC Design, and HW/SW Co-design projects.

For full project write-ups, blog posts, and papers → hwkim-dev.github.io/hwkim-dev

Email: k1h6w4@gmail.com

Pinned Loading

  1. Driver-drowsiness-detection Driver-drowsiness-detection Public

    Driver Drowsiness Detection with YOLOv8 and Facial Features Combat driver fatigue with this deep learning-powered system that utilizes YOLOv8 to detect open and closed eyes, accurately assessing dr…

    Python 8 1

  2. pccx-FPGA-NPU-LLM-kv260 pccx-FPGA-NPU-LLM-kv260 Public

    A Transformer(gemma3N E4B LLM & gemma 4 E4B)accelerator based on a 2D Systolic Array, bitShift-Adder, SFU-core, architecture and dynamic multi channel memory management optimization techniques desi…

    SystemVerilog 6

  3. llm-lite llm-lite Public

    A lightweight LLM inference engine optimized for resource-constrained environments, featuring x64 (SIMD/Vulkan) and custom FPGA NPU backends.

    Makefile 1

  4. pccx pccx Public

    PCCX: (Parallel Compute Core eXecutor) for Transformer(GPT... etc) and Neural networks (CNN, RNN, ResNet..) on Edge FPGAs

    SystemVerilog 2 1

  5. pccx-lab pccx-lab Public

    Visual performance profiler and pre-RTL simulator for the pccx NPU. Tauri + Rust + React, with UVM co-simulation and LLM-driven testbench generation.

    TypeScript 1