Draft
Conversation
micprog
force-pushed
the
michaero/ctrl_regs
branch
from
411141c to
138f0ed
Compare
micprog
force-pushed
the
michaero/ctrl_regs
branch
from
138f0ed to
77abec8
Compare
micprog
force-pushed
the
michaero/ctrl_regs
branch
from
77abec8 to
eb9a3d0
Compare
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This PR adds control registers for the instruction cache. Two variants are included, one assuming the L0 statistics are connected to performance counters within the core (
*_perfctr*), and one with dedicated registers for these performance counters. This is designed to be used with clusters that themselves do not have internal registers to control the instruction cache, so are not mandatory but provide an example for how to expose these statistics.