Formal verification (Synopsys VC Formal FPV/AEP) of a synchronous AMBA AHB-to-APB bridge — SVA assertions, bind files, bug-injection regressions, and a directed-simulation sanity check, with a formal-primary verification plan.
assertions rtl systemverilog formal-verification amba sva apb ahb design-verification vc-formal bus-bridge
-
Updated
May 26, 2026 - SystemVerilog