Ultra-Fast Python Solutions: 110x Speed Optimization Guide 2026
This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.
A Python - Verilog combination that simulates the working of a 32-bit 5-stage pipelined VLIW processor from input assembly code while monitoring the updates in the processor register file.
Balanced ternary logic SoC with CPU, memory controllers, and complete synthesis flow for silicon fabrication
Anthropic Performance Take-Home: 1,339 cycles (110.3x speedup, 9/9 tests) — Claude Opus 4.6 solution
Source code for the TM32 disassembler created by asbokid https://sourceforge.net/projects/tm32dis/
An optimized schedule for a simulated VLIW/SIMD CPU kernel executing a parallel tree traversal & custom hashing workload using Python. Achieves a 16.74x speedup (reducing CPU cycles from 18532 to 1107), surpassing the Claude Opus 4.5 baseline.
CS-470 Homework 2
Human-directed AI optimization loop on Anthropic's original performance take-home. 1,285 cycles, 114.97x speedup.
Replay-stable 64-bit 4-Way SMT-VLIW instruction-set emulator/runtime with streaming-vector transport, typed-slot scheduling, runtime-owned legality, replay evidence, and compiler/runtime structural agreement.
Add a description, image, and links to the vliw topic page so that developers can more easily learn about it.
To associate your repository with the vliw topic, visit your repo's landing page and select "manage topics."