#
yosis
Here are 3 public repositories matching this topic...
A fully verified 4-bit ALU implemented in Verilog, designed for digital logic education and FPGA synthesis. Features 8 arithmetic and logical operations with comprehensive flag support.
-
Updated
Jun 18, 2026 - Verilog
Improve this page
Add a description, image, and links to the yosis topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the yosis topic, visit your repo's landing page and select "manage topics."