Skip to content
View vodopiviz's full-sized avatar

Block or report vodopiviz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Dual-Clock-Asynchronous-FIFO-Verilog Dual-Clock-Asynchronous-FIFO-Verilog Public

    🕒 Implement a Dual-Clock Asynchronous FIFO in Verilog for secure data transfer between independent clock domains in FPGA systems.

  2. vodopiviz.github.io vodopiviz.github.io Public

    🕒 Implement a Dual-Clock Asynchronous FIFO in Verilog for safe data transfer across independent clock domains, enhancing reliability in digital systems.