Transistor-level LTspice study of a standard 6T SRAM cell, Single Event Upset fault injection, and a radiation-hardened DICE memory cell for space electronics applications.
sram seu cmos ic-design analog-ic-design ltspice memory-cells single-event-upset radiation-effects radiation-hardened dice-latch space-electronics semiconductor-reliability
-
Updated
May 29, 2026