Combinational circuit simulator for ISC benchmarks supporting True-Value and Event-Driven Gate-Delay simulation. Built for VLSI testing purposes.
-
Updated
Jun 2, 2026 - Python
Combinational circuit simulator for ISC benchmarks supporting True-Value and Event-Driven Gate-Delay simulation. Built for VLSI testing purposes.
Add a description, image, and links to the isc-benchmarks topic page so that developers can more easily learn about it.
To associate your repository with the isc-benchmarks topic, visit your repo's landing page and select "manage topics."